A Low-Cost Vertically Integrated Antenna Array at 60 GHz With 85% Efficiency

Jiantong Li, Student Member, IEEE, Carmen Matos, Student Member, IEEE, and Nima Ghalichechian, Senior Member, IEEE

Abstract—Although the 60 GHz band meets the higher data rate demands for various wireless applications, large path losses and small size of 5 mm free-space wavelength makes the design, fabrication, packaging, and measurement of 60 GHz antenna arrays challenging. In this letter, we present a low-cost and high-efficiency patch antenna array fabricated using a printed circuit board (PCB) process. As the mini-connector size is larger than unit-cell at 60 GHz, it poses challenges for separate feeding for each array element. This optimized configuration not only addresses the mini-connector assembly shortcoming for off-chip antenna measurements in a laboratory environment but also permits future direct flip-chip integration on a transceiver. Embedded thin-film resistors are first used to fabricate 50 Ω termination and calibration elements on the same board, thus removing associated lossy and bulky external loads and calibration kit. Next, a highly precise robotic antenna measurement system is used to complete the challenging task of measuring far-field pattern at 60 GHz. The proposed 5 × 5 antenna array is matched at 60 GHz with the −10 dB bandwidth of 3.6 GHz (6%). The peak realized gain of the 5 × 5 array is 18.5 dBi, and the measured boresight efficiency is 85% at 60 GHz. Furthermore, the simulated maximum scanning volume is ±40° in the E-plane and ±45° in the H-plane. Therefore, the proposed 60 GHz antenna array maintains a low-cost, high-efficiency moderate scanning range with a potential for easy on-chip integration for future communication and sensing applications.

Index Terms—60 GHz, antenna array, high efficiency, patch antenna.

I. INTRODUCTION

The growing demand for various wireless applications necessitates the use of higher data rates, resulting in the data traffic congestion at commonly used bands. As the millimeter-wave (mmWave) bands remain largely untapped, one solution is the availability of the unlicensed 57−64 GHz band that makes the 60 GHz operational frequency a suitable candidate to address the data rate shortcomings. Although the wave propagation at 60 GHz is impaired by severe path loss, it can be mitigated by high gain, beam-steering, or multipath environment [1]. Therefore, for short-range communication, any 60 GHz antenna array must be capable of scanning with a high gain.

The authors are with the ElectroScience Laboratory, Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH 43212 USA (e-mail: li.6010@osu.edu; matos.39@osu.edu; ghalichechian.1@osu.edu).

Digital Object Identifier 10.1109/LAWP.2021.3055726

Compared with monolithic on-chip integrated antennas [2], array solutions on printed circuit boards (PCBs) have several advantages including low cost, fast fabrication, and low complexity. For example, a 60 GHz magnetoelectric dipole antenna was used to maintain wide impedance bandwidth and high gain [3]. The large size of the W-type connector, however, made this magnetoelectric dipole antenna inherently incompatible for phased array architecture. In another study, a dipole array with multilayer configuration was optimized with a packaged feeding network [4]. Unfortunately, the bulky structure hindered the low-profile on-chip integration. Another effort entailed using a broadband slot antenna fed by a substrate integrated gap waveguide, with an end-launch connector to feed the whole array [5]. Consequently, it was not suitable for active scanning. Finally, whereas a ridge gap waveguide feeding layer did yield a high gain, the complicated structure was costly and difficult for on-chip antenna attachment [6]. Therefore, for single-layer [7], [8] or multilayer [9]−[12] configurations at 60 GHz, a series or parallel feeding network is commonly used with a single end-launch connector. As the free-space wavelength at 60 GHz is 5 mm, the connector size is often larger than the unit-cell, thus posing challenges for the active feeding of individual array elements.

To overcome these shortcomings, we describe the following unique features of our proposed antenna array verified using a robotic antenna measurement system.

1) The novel feeding configuration addresses the mini-connector assembly (diameter = 2.79 mm) deficiency with individual array elements, resulting in a path for active scanning.
2) The embedded thin-film resistors are first used at 60 GHz, thus eliminating the associated expensive and lossy 50 Ω loads.
3) The calibration kit is designed and fabricated on the same PCB with the antenna, improving the accuracy of measurements at 60 GHz.

II. NEW PHASED ARRAY ARCHITECTURE

A. Antenna Geometry

As the direct measurement of the whole antenna array necessitates the use of a power divider, phase shifter, and mini-connectors at 60 GHz, the active element pattern measurement approach [13]−[15] is used, i.e., with one element of the array fed with other array elements matched with 50 Ω resistors. Fig. 1
Fig. 1. 3-D view of the proposed 5×5 antenna array.

TABLE I

<table>
<thead>
<tr>
<th>Parameter</th>
<th>L₁</th>
<th>L₂</th>
<th>L₃</th>
<th>W₁</th>
<th>W₂</th>
<th>L₄</th>
<th>R₁</th>
<th>R₂</th>
<th>R₃</th>
<th>R₄</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value (mm)</td>
<td>1.275</td>
<td>1.35</td>
<td>0.1</td>
<td>0.1</td>
<td>0.35</td>
<td>0.114</td>
<td>0.24</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Parameter</td>
<td>R₅</td>
<td>h₁</td>
<td>W₃</td>
<td>R₄</td>
<td>R₅</td>
<td>R₆</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Value (mm)</td>
<td>0.34</td>
<td>0.254</td>
<td>0.2</td>
<td>0.1</td>
<td>0.2</td>
<td>0.3</td>
<td>0.84</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

shows the major components of the proposed antenna array. Here, the center element is fed with an SMPS mini-connector (SV Microwave#3811-60005), while the other array elements are terminated with the OhmegaPly embedded 50 Ω resistors. Yet, there are several challenges: 1) a volume limitation of the mini-connector (r<sub>connector</sub> = 2.79 mm > 0.5λ₀); 2) impact of external lossy termination loads; 3) a transition design of the mini-connector assembly.

The OhmegaPly embedded resistor technique is utilized instead of external loads, i.e., the 50 Ω resistors are fabricated on the PCB [16]−[18], ensuring a compact, low-loss, and low-cost solution. To employ the embedded resistors, CLTE-XT laminate (from Rogers) with ε<sub>r</sub> = 2.94 and tanδ = 0.0012 (at 10 GHz) is adopted. Previously, we used RO3003 laminate (ε<sub>r</sub> = 3, tanδ = 0.0013 at 10 GHz) as the substrate material [19]. However, the low modulus and the ceramic filler particles of the latter alter the resistor value uniformity. In contrast, the woven glass reinforcement in CLTE-XT enhances the rigidity of the material. In addition, a pure polymer layer at the interface between the resistive layer and the dielectric provides a more uniform surface.

Because the mini-connector size is larger than 0.5λ₀ at 60 GHz, the element spacing is increased to 3 mm (0.6λ₀). As the element spacing increases above 0.5λ₀, the sidelobe level degrades due to mutual coupling [20]. The substrate height is 0.254 mm (0.05λ₀) as a thicker substrate produces more surface waves and mutual coupling, thus decreasing the efficiency by coupling additional power to unwanted surface/guided wave modes. The unit-cell design is in Fig. 2 and the optimized antenna parameters are in Table I.

To address the volume limitation issues of the via-feeding assembly, the feeding transition is designed as shown in Fig. 2(a). For off-chip antenna measurement, the assembly layout is designed for SMPS mini-connectors. As a consequence, each array element is fed separately for active scanning. This feeding scheme is applicable to flip-chip integration. Unlike low-frequency applications, wire bonding produces a large insertion loss at 60 GHz. Therefore, the advantages of flip-chip integration including compactness, high speed, and flexible connection [2] are maintained in our approach.

B. On-Board Termination and Calibration Design

As the sheet resistivity is chosen, the size of the resistive foil determines the electrical resistance (R = Rₜ × (W₁ L₁)) [17]. The circular shape of the via-feed assembly, however, makes it difficult to etch the resistive layer and calculate the accurate resistance. To address this issue, the designed resistive structure [shown in Fig. 2(a)] shifts the etching area to a square shape (W₂ = L₂ = 0.1 mm), making it easy to align the etched area to achieve an accurate resistor value. As with the on-board termination process, the 50 Ω calibration utilizes the embedded resistor rather than external loads. As a result, the calibration kit is fabricated on the same PCB board, resulting in an accurate mmWave measurement.

C. Simulation Results

The designed 5×5 antenna array, consisting of 13 million mesh elements, is simulated using CST Studio and a time-domain solver. We studied and analyzed the scanning performance of a finite array with all 25 ports excited. Fig. 3(a) presents the designed layout and Fig. 3(b) shows the simulated reflection coefficient of the center element with broadside and two maximum scanning cases. As the scanning angle increases, an increase in mutual coupling is observed. As shown in the simulated gain pattern in Fig. 4, the designed array is capable of moderate scanning of ±40° in the E-plane and ±45° in the H-plane at 60 GHz. The simulated radiation efficiency is 87% at broadside. We also studied and modeled the layout and coupling effects of the nearby array elements, the results of which are in Fig. 5. As shown in Fig. 5(b), the mutual coupling loss is calculated based on the location of the array elements.
III. FABRICATION AND MEASUREMENT

Figs. 6 and 7 present the fabricated prototype composed of a single 5×5 array and a calibration kit. The array size is 15 mm × 15 mm with an element spacing of 3 mm (0.6λ₀ at 60 GHz). The active element pattern strategy [14] is utilized for the antenna measurement. As shown in Fig. 6, the center element is fed while the other elements are matched. The mutual coupling losses are included by utilizing 50 Ω on-board loads. The gain is given as

\[ G_{\text{array}} = NG_{\text{element}} \left( 1 - \sum_{n=1}^{N} |S_{1n}|^2 \right) \]  

where \( S_{1n} \) is the mutual coupling between port \( N \) and center port 1, \( N \) is the numbers of array elements, and \( G_{\text{element}} \) and \( G_{\text{array}} \) are the gain of the center element and array, respectively.

Hence, the array gain is obtained from the pattern measurements for the center element in conjunction with all port-to-port mutual coupling loss.

Fig. 8 presents the antenna measurement system. After calibration via the on-board standards, a network analyzer is used to measure the reflection coefficient of the center element. The far-field measurements are calibrated using two standard gain horn antennas (QSH-SL-50-75-V-20), one used as a probe and the other as a reference. The probe antenna is attached to a robotic arm (Fanuc LR Mate 200iD) that operates as a precession positioner and is connected to the network analyzer [21], [22]. The fabricated array is fixed on top of a mounting structure and connected to the second port of the network analyzer. The center of the horn antenna is aligned to the center element of the array.
the array using a laser pointer. A half circle (−90° < θ < 90°) trajectory centered on the antenna under analysis is performed while acquiring S-parameters with 0.5° angular resolution.

IV. CONCLUSION AND DISCUSSION

Fig. 9 presents the simulated and measured impedance matching results. The measured −10 dB impedance bandwidth of the array is 3.6 GHz (6%), which is sufficient for most wireless applications. Fig. 10 provides a comparison of the simulated and measured element pattern at 60 GHz in the E- and H-planes. The measured pattern closely matches the simulation result. Note that in Fig. 11, the measured radiation efficiency is 85% at 60 GHz. Finally, in Fig. 12 of the simulated and measured array pattern at 60 GHz in the E- and H-planes shows a measured and simulated peak gain of the 5×5 array at 18.5 and 18.7 dBi, respectively, at 60 GHz.

As shown in Table II, unlike other 60 GHz arrays using PCB techniques, our proposed architecture achieves high efficiency. Our scheme also addresses the issues of mini-connector assembly and permits future flip-chip on-chip integration. On the same board, the embedded termination design eliminates the associated lossy external termination loads, thus enhancing efficiency.

The assembly limitations of SMPS mini-connectors required increasing the element spacing above 0.5λ0, which also decreases the maximum scanning volume with 10°−15° due to the degraded sidelobe level. Based on our previous work [23], it is possible to improve the scanning to ±60° at the E- and H-planes using a dielectric superstrate layer. In addition, the scanning volume can be further increased to ±65° at both the E- and H-planes with the use of the planar frequency selective surface superstrate [24].
REFERENCES


